28th International Symposium on Power and Timing Modeling, Optimization and Simulation
Venue: Hotel Cap Roig, Costa Brava, Spain
Dates: July 2-4th 2018
- Final program
- Social Event information
- Keynote by Eduard Alarcon (UPC): Vertical co-design and integration in Energy Harvesting: from device, circuit and system levels to IoT applications
- Keynote by Walden C. Rhines: Emerging Discontinuities in Design and Verification Methodologies
- How to get to the venue
PATMOS has a history of 30 years, being one of the first conferences focusing on low power. Starting 2018, PATMOS will be collocated with two complementary conferences, IOLTS and IVSW, forming FEDfRo, the federative event on Design for Robustness. The traditional scope of PATMOS has mainly been about the design of circuits and architectures optimized for highest performance at lowest power consumption. But meanwhile, power-efficiency has become extremely important for many more areas spreading far beyond this traditional R&D niche. Energy efficiency has become a must in the connected network of battery-operated nodes known as Internet-of-Things (IoT). Wearable devices, home appliances, vehicles and security surveillance systems mostly rely on small sensors that should ideally operate on battery charge for days or even weeks. However, current battery efficiencies do not keep up with the growing demands of IoT nodes for power, forcing us to seek novel techniques for energy harvesting and power optimization. Additionally, energy-efficient ICT (Information and Communication Technology) infrastructures are a key issue for local and global economies. Some predict that, if current trends continue, the electricity consumption caused by the Internet will increase up to 30 times in the year 2030. The strong increase of wireless communication and the growth of cloud computing require orders of magnitude more computational power.
PATMOS 2018 aims to find solutions for both, small-scaled integrated circuits in IoT nodes, and large-scale ICT infrastructures that require massive energy consumption.
The topics of interest include (but are not limited to) the following ones:
- Methodology and tools for analysis, design, simulation and verification of timing and performance of integrated circuits
- Thermal-aware design, synthesis, floorplanning, estimation and optimization
- Ultra-low power systems for IoT
- Energy harvesting
- Power and performance optimization of multi-core architectures
- Compilers, operating systems and runtime systems
- Power analysis and optimization for supercomputing and data centers
- Application of machine learning to implement high-performance systems, neural networks, financial data bases, wearable computing, bioinformatics, security systems, etc.
- Design for aging, aging effects, aging models, aging power and timing analysis
- Reconfigurable accelerators, FPGAs, GPUs, dynamically reconfigurable processing arrays (DRPAs), CAD tools, neuro-inspired accelerators
The best papers of PATMOS will be selected for a Special Issue on Integration, the VLSI Journal, by Elsevier.
With the support of Universidad Politécnica de Madrid, CEU Universidad San Pablo, IEEE and CAS Society.